[1] J. Lewis and contributors, “Open Source VHDL Verification Methodology (OSVVM),” May 2013.

[2] W. Snyder and contributors, “Verilator, FOSS tool which converts Verilog to a cycle-accurate behavioral model in C++ or SystemC,” 2003.

[3] T. V. Russo and R. Hoope, “Coupled simulation with the xyce general external interface,” Dec. 2018.

[4] P. E. Sholander and R. Schiek, “Application note: Mixed signal simulation with xyce,” Nov. 2018, doi: 10.2172/1483152.

[5] A. M. Smith, J. Mayo, R. C. Armstrong, R. Schiek, P. E. Sholander, and T. Mei, “Digital/analog cosimulation using cocotb and xyce,” Dec. 2018.

[6] C. Higgs, S. Hodgson, and contributors, “Coroutine Cosimulation TestBench (cocotb),” Jun. 2013.

[7] R. Stallman and contributors, “GCC, the GNU Compiler Collection,” May 1987.

[8] R. Stallman and GNU Project, “GDB: The GNU Project Debugger,” 1986.

[9] T. O. Gingold and contributors, “GHDL: open-source analyzer, compiler, simulator and (experimental) synthesizer for VHDL,” 2003.

[10] V. Adve, C. Lattner, and LLVM Developer Group, “LLVM Project, a collection of modular and reusable compiler and toolchain technologies,” 2003.

[11] L. Asplund, O. Kraigher, and contributors, “VUnit: a unit testing framework for VHDL/SystemVerilog,” Sep. 2014.

[12] Xilinx, “UG900 (v2018.3) Vivado Design Suite User Guide, Logic Simulation,” 2018.